ABSTRACT
INTRODUCTION
A HTS consists two parts of training part and synthesis part as shown in Fig. 1 . In the training part, a context-dependent HMM database is trained from a speech database. The trained context-dependent HMM database consists of models for spectrum, pitch and state duration; and decision trees for spectrum, pitch and state duration. Then, the trained context-dependent HMM database is used by the synthesis part to generate the speech waveform from the given text.
Fig. 1. Scheme of HTS
In the synthesis part, the given text is analyzed and converted into label a sequence. According to the label sequence, an HMM sentence is constructed by concatenating HMMs taken form the trained HMM database. And then, excitation and spectral parameters are extracted from HMM sentence. The extracted excitation and spectral parameters are fed to a synthesis filter to synthesize speech waveform. Depending on the fact that the spectral parameter is presented as mel-cesptral coefficients or melgeneralized cepstral coefficients, the synthesis filter is constructed as an MLSA filter or an MGLSA filter, respectively.
In recent research, HTS is applied to many languages such as Japanese [1] , English [1] , Korean [13] , Arabic [14] and so on. Moreover, thank to the small-size of the core-engine, HTS can be implemented on various devices such as personal computer, server and so on. On high speed platforms such as PC, HTS with software core-engine can satisfy the requirement of the real-time processing. In contrast, on low speed platforms, software core-engine consumes long time-cost to convert text to speech, i.e., the system does not meet real-time processing. In order to implement an efficient HTS on low speed platforms, speeding up the performance of the core-engine is on demand. This work uses a co-processor to accelerate the performance of HTS built on FPGA-based platform.
Furthermore, the resource in low-cost system is usually limited. So the training part of the HTS is removed to reduce the bulkiness of the system. As presented above, the training part and the synthesis part are separated. Instead of integrating the training part, an offline trained HMM database is used.
The rest of this paper is organized as follow: Section 2 presents the co-processor for HTS, section 3 proposes a hardware architecture for HTS built on FPGA-based platform. Section 4 presents the experiment for evaluating the performance of the proposed system.
CO-PROCESSOR FOR HTS
HTS Working Group has been developing a software core-engine for HTS (HTS-engine) [10] . The HTS-engine provides functions to generate speech waveform from label sequence by using a trained context-dependent HMM database. The process of the generating speech waveform from label sequence can be split into three steps as follow:
•Step 1: parsing label sequence and creating the HMM sentence.
•Step 2: generating speech parameters from HMM sentence.
•Step 3: generating speech waveform (synthesized speech) from speech parameters.
The evaluation for the performance of the HTS-engine on various platforms shows that the time-cost for Step-1 is small, while Step-2 and
Step-3 consume about 10% and 90% of the total time-cost, respectively [15] . The performance of the HTS-engine on FPGA-based platform is shown in Table 1 . 34.27 Table 1 shows that the time-cost in FPGAbased platform is much larger than the length of the synthesized speech (above ten times). In order to accelerate the system performance, a coprocessor is designed to take place the HTSengine to carry out Step-2 and Step-3.
Step-1 is still carried out by the HTS-engine to maintain the flexibility of the system. The architecture of the co-processor is shown in Fig. 2 .
The speech parameter generator (SPG)
carries out the processing of generating speech parameters from means and variances of states in the constructed HMM sentence. The detailed architecture of the SPG is shown in Fig. 3 A. The SPG consists of an arbiter and five sub-modules. The arbiter communicates with the main CPU via Avalon bus and controls the operation of the submodules via an internal bus. Each sub-module carries out its own specified task and is activated by the arbiter. After a sub-module completes its task, it informs the arbiter. And then, the arbiter deactivates the sub-module.
The synthesized speech generator (SSG) carries out the processing of generating synthesized speech from speech parameters. Similar to the SPG, the SSG consists of an arbiter and several sub-modules. The arbiter communicates with the main CPU via Avalon bus and controls the operation of the sub-modules via an internal bus. Each sub-module carries out its own specified task and is activated by the arbiter. After a sub-module completes its task, it informs the arbiter. And then, the arbiter deactivates the sub-module. The detailed architecture of the SSG is shown in Fig. 3B . The floating point unit (FPU) is integrated into the co-processor to support the SPG and SSG to carry out operations in floating point numbers. The FPU supports operations of addition, subtraction, multiplication, division, modulo, comparison, exponential, natural logarithm and cosine. The FPU is shared for the arbiters and sub-modules of the SPG and SSG. In order to avoid the conflict, at any time, at most one arbiter or one sub-module can use the FPU, i.e., other arbiters and sub-modules must release the FPU interface bus.
The internal memory stores data which are used or created by the SPG and SSG. Similar to the FPU, the internal memory is a shared resource. At any time, at most one arbiter or one sub-module can access the internal memory, i.e., other arbiters and sub-modules must release the internal memory interface bus. Fig. 4 shows the hardware architecture for HTS built on FPGA-based platform, in which a co-processor is integrated into the system to accelerate the system peformance. The Nios-II CPU is the main CPU of the system. The SDRAM is the instruction storage and data storage of the system. The PLLs are used for setting the clock frequency of the system. The UART port is used for debug mode. This architecture consists of the synthesis part of HTS only, i.e., it does not consist of the training part. So the proposed system need a trained contextdependent HMM database. Since the HMM database is saved in files, a flash memory is used to store the HMM database so that we can use the read only zip file system (which is supported by Altera) to load data from the HMM database.
HARDWARE ARC HITECTURE FOR HTS

Fig. 4. Hardware architecture for HTS
EXPERIMENT
The proposed system is shown in Fig. 4 on Stratix IV FPGA development board, in which the input text device is a touch-screen and the audio output device is a DAC card connecting to a speaker. The performance of the system is shown in Table 2 . Table 2 shows that the performance time-cost is smaller than the length of the synthesized speech, i.e., the requirement of real-time processing is met. Comparing to the system which does not have the co-processor, the performance time-cost is reduced significantly. When co-processor is not used, the performance time-cost is above ten times larger than the length of synthesized speech. But after integrating coprocessor into the system and setting the system configuration appropriately, the performance time-cost can be reduced to a value smaller than the length of the synthesized speech. Applying Eq.-1 to waveforms which are generated from different input text, we obtain the result in Table 3 . Table 3 shows that the MSEs between waveforms generated by two systems are smaller than 4.5 %, i.e., waveforms generated from the two systems are alike.
CONCLUSION
An efficient hardware architecture for HTS built on FPGA-based platform was proposed by this work. In the proposed architecture, a coprocessor is used to accelerate the performance of the system. The experiment results show that using a co-processor can reduce the performance time-cost significantly. It leads the system meeting the requirement of real-time processing. Moreover, the speech synthesized by the proposed system is intelligible and has a waveform alike to the one which is generated by the HTS built on PC-platform.
